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Abstract
We have devised an automated visual surveillance sys-
tem for monitoring sleeping infants. The system architec-
ture requires that low-level image processing is executed
on-camera by an embedded signal processing unit: we
have designed and built this unit using a Xilinx’s Virtex II
XC2v6000 FPGA. The processing unit quantifies the level
of scene activity using a specifically designed background
subtraction algorithm. In this paper we begin by describing
the overall structure of our system. We proceed by present-
ing our algorithms, and demonstrating their effectiveness
in measuring scene activity. We conclude by describing the
FPGA-based low-level processing functions, and show how
we have optimised them for maximum efficiency on this plat-
form.
1. Introduction
Advances in surveillance technology have exposed many
potential areas of application. Researchers have monitored
human activity in various environments, with the aim of de-
tecting specific modes of behaviour, such as criminal ac-
tivity [11]. More recently, researchers such as Nait-Charif
[7] have considered applying these technologies to support-
ive care, where automatic detection of hazardous events or
behaviours can assist carers looking after vulnerable indi-
viduals.
Thus far, infant monitoring has attracted little attention
from vision researchers, however other monitoring tech-
nologies have been applied successfully. Qiaobing [8] used
Hidden Markov Models to analyse infant cry signals and
measures a level of distress. Sasanov [9] used an accelerom-
eter to measure infants level of activity, and determine
whether an infant is asleep or awake. Thus there is evidence
that despite the apparently unpredictable nature of infant be-
havior, some level of analysis is possible. The objective of
our work, then, is to develop automated visual surveillance
technologies to support infant care.
We have designed a surveillance system in which mul-
tiple cameras may be simultaneously connected (via wire-
On-Camera
Processing Unit
video
stream
On-Camera
Processing Unit
video
stream
On-Camera
Processing Unit
video
stream
processed
data
Central
Montoring Unit
Smart Camera Unit
processed
data
processed
data
user selected video stream
Figure 1: System overview
less connections) to a single PC-based monitoring station.
This enables a single carer may monitor several infants si-
multaneously. However, to support this hardware struc-
ture we need to adopt a corresponding distributed process-
ing architecture. Video surveillance systems are typically
characterised by hierarchical levels of processing. At the
lowest-level, salient features of the scene, such as edges, re-
gions, or motion information are extracted from raw video
stream data: this stream occupies a high bandwidth such
that processing requires the computational resources of a
typical PC to achieve real-time performance. Thus, it is
not feasible to process multiple video streams entirely on
the monitoring station. Moreover concurrent wireless con-
nections carry a limited shared bandwidth, which would
restrict the transmission of multiple video stream signals.
For this reason, low-level processing is to be implemented
on-camera using an embedded FPGA unit, and the results
transmitted to the monitoring station. The bandwidth re-
quirement of the processed data is minimal, so that many
cameras may simultaneously transmit results, whilst a raw
video stream is transmitted from one (user selected) camera.
We term the camera/embedded processor setup a “smart
camera”. The overall system setup is shown graphically in
figure 1.
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1.1 System Functionality
Sleep phase is an appropriate context for remote monitor-
ing. While awake, infants require direct supervision from
a carer: during sleep, infants are mostly inactive and their
movements constrained, such that the use of remote moni-
toring is feasible. The most severe hazards facing sleeping
infants are acute medical conditions which are best detected
using non-visual sensors, and beyond the scope of our work.
However, automated visual monitoring may provide sup-
port for routine care.
Sleeping infants normally experience a sleep-wake cy-
cle in which they pass through different sleep modes
(light/heavy) and wake naturally before returning to sleep.
Infants sometimes wake for some other reason (such as
hunger) which precipitates some action on the part of the
carer (such as feeding). If left unattended in this state an
infant typically develops a level of distress which impedes
resolution of the situation.
The aim of our system is to detect infant awakenings, and
report those which are likely to require attention before dis-
tress develops. We propose to achieve this by quantifying
the level of scene activity in terms of intensity and duration,
and using these measurements to differentiate brief awak-
enings associated with the normal sleep-wake cycle from
those which may require attention. Our system is user con-
figurable, so that a carer may tune the sensitivity to match
the behaviour of an individual infant.
1.2 Implementation and Platform Choice
Our work on developing the system so far comprises the
following:
1. The design of appropriate low and high-level process-
ing algorithms.
2. Implementation and assessment of these algorithms on
PC platform.
3. Re-development of the low-level processing algorithm
for FPGA platform.
We have chosen to use a Field Programmable Gate Ar-
ray (FPGA) platform over a Programmable Digital Signal
Processor (PDSP) or embedded microprocessor to develop
the smart camera processing unit. This choice has been
guided by a number of considerations. Ma [6] characterises
an ideal platform for developing image processing func-
tions by flexibility, and by performance high computational
throughput, low-power consumption, and small design area.
In general, choice of platform involves making a trade off
between these goals, but high data throughput is a critical
requirement.
PDSP provides system designers with the software com-
ponents and development environment (such as C/C++
compilers) for rapid development across a broad breath of
applications [10]. This allows designers the flexibility to
refine algorithms late into the development cycle without
significant impact on the development schedule. However,
the demands of image processing systems outstrip the per-
formance provided by the current generation PDSPs. This
is because PDSPs are inherently sequential in nature, time-
sharing a restricted number of physical multipliers. This
reduces the opportunity to fully parallelise processing algo-
rithms [1] and ultimately limits data throughput.
The FPGA platform offers rich resources, fast config-
uration speed, reconfigurability and support for extensive
parallelism [6] making it an ideal choice for image process-
ing. The suitability of this platform for low-level image
processing has been demonstrated by a number of authors
[13], [15]. In contrast to PDSPs, FPGAs are programmed
by specifying the hardware functionality at register transfer
level (RTL) using VHDL or verilog: consequently, image
processing applications tend to suffer from longer devel-
opment cycles, and sometime require re-synthesis, which
may cause the FPGA to operate with reduced frequency
[10]. However, the performance improvements offered by a
highly parallel architecture are a deciding factor for our sys-
tem. We chose to use a Xilinx Virtex II XC2v6000 FPGA
for development, based on the appropriate computational
and integrated memory resource offered by this platform.
In the rest of this paper we describe our processing al-
gorithms in more detail, and present an analysis of their ef-
fectiveness. This analysis is based on a PC-based prototype
implementation. We then proceed to describe how we have
re-engineered the algorithm for optimal implementation on
the FPGA platform. We conclude with a performance com-
parison between the PC and FPGA based implementations,
and a discussion of our work.
2. Algorithm Design
Our premis is that different perceived levels of activity
(characterised by intensity and duration) are indicative of
the waking state of the infant: short or low-intensity activ-
ity is assocaited with normal sleep-wake cycle and requires
no attention. Longer or more agitated movement indicates
that attention is required. The user may configure the sys-
tem appropriately to match individual behaviour. Low-level
processing is implemented on the FPGA, and estimates the
level of activity from one frame to the next. High level
processing models the activity level over time, and will be
implemented on the PC-based monitoring station.
There are some additional technical considerations that
affect the design of our algorithm. Frames are captured by a
camera observing the sleeping infant. Assuming that light-
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ing levels are low, we intend to use infra-red illumination
to light the scene in a similar fashion to the low-light shoot-
ing mode available on many consumer DV camcorders. Un-
der these conditions the captured frame image is monochro-
matic, and suffers from a significant level of noise.
2.1 Low-level Processing
We use a background subtraction algorithm to estimate of
the intensity of activity between this frame and the previ-
ous frame. Background subtraction is a commonly used
method of extracting foreground from video sequences. A
model is maintained for each image pixel using the his-
tory of observed values, and some statistical process. Each
pixel observation is classified as either foreground or back-
ground, based on it’s deviation from the current model, and
is then used to update the background model. In this way,
the model can adapt to slow lighting changes in the scene.
Foreground pixels are thus taken to have been generated by
a foreground process, such as a moving object.
Many background subtraction algorithms have been pro-
posed. The W4 system [4] models each pixel’s background
using maximum and minimum observed values, and a max-
imum inter-frame difference. More sophisticated statistical
have been introduced such as that used by the Wallflower
system [14] which employs a per-pixel Weiner filter. A pop-
ular approach is to use a mixture of Gaussian model, such
as that proposed by Stauffer [12] which can model multiple
background processes for each pixel.
We would like to employ Stauffer’s algorithm [12], how-
ever we are faced with some restrictions. Memory is lim-
ited, so we choose to model only one gaussian process
per pixel. Secondly we use integer (fixed-point) arith-
metic and avoid computationally complex mathematical
functions, such as the exponent used in the Gaussian proba-
bility density function. Operating within these restrictions,
we model each pixel’s background process as a mean inten-
sity value µ, and a variance σ2. Note that these values are
1-dimensional, as pixel values are monochromatic. A pixel
value is classified as background if the following holds:
(x− µ)
2
≤ kσ2 (1)
Where x is the new pixel value, and k is a constant which
we set to 2.5. If the new pixel value is classified as back-
ground, the background model is updated as follows:
µnew = αµ+ (1− α)x (2)
σ2
new
= ασ2 + (1− α)x2 (3)
Where α is a learning constant, and µnew and σ2new are
restricted to suitable minimum and maximum values. If the
new pixel value is classified as foreground equation 2 is still
applied, but σ2 is set to a default value.
Applying equation 1 to each pixel results in a binary
foreground image mask. To remove noise we apply mor-
phological “erode” and “dilate”operations to the mask us-
ing a square 3 × 3 structuring element. We then calculate
the proportion of foreground pixels in the mask, θ, which
we define as the magnitude of activity for this frame. This
value will be transmitted to the monitoring station for each
frame.
2.2 High-level Processing
The monitoring station maintains a history of activity Θ =
{θn, . . . , θm} for each connected smart camera, where m
is the last value received, (m − n) ≤ N , and N is the
maximum number of values stored. Each value of θ is re-
garded as significant if it equals or exceeds some threshold
θs. A corresponding set of values Γ = {γn, . . . , γm} is also
maintained, and indicates the difference between the num-
ber of values of θ ≥ θs and the number of values of θ < θs
during the preceding time period.
When a new value θm+1 is received it is appended to
Θ. A new value γm+1 is appended to Γ where γm+1 =
γm + 1 if θm+1 ≥ θs or γm+1 = γm − 1 otherwise(γm+1
is restricted to be greater than 0). If (m− n) > N then the
oldest values (θn) and (tn) are removed from the history.
The monitoring station begins an alert state if the most
recent value held in Γ reaches some threshold γs on this
frame, and terminates the alert state if it drops below γs.
The threshold values θs and γs are the user configurable pa-
rameters of the system. Note that for convenience we mea-
sure γs in seconds, rather than frames, to maintain frame-
rate independence. This configurability allows the user to
compensate for individual infant behaviour, and also for
camera position and aspect.
3. Algorithm Evaluation
We have evaluated the ability of our algorithm to discrimi-
nate between different perceived levels of activity. Our test
data comprised 34 hours of video footage of sleeping in-
fants. This was captured using a commercial DV camcorder
operating in infra-red low-light mode. Three infants partic-
ipated, and footage was captured in sections of 1 hour du-
ration. We re-sampled most of the sequences from 25 Hz to
5 Hz to make storage more manageable. We manually in-
spected the data set, and made subjective assessment of each
period of activity, recording the following information:
1. start frame number
2. end frame number
3. Level of agitation (low, medium, high)
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4. Proportion of body involved (low, medium, high)
The indexation scheme allows us to specify a subset of
significant activites by defining a 3-dimensional parameter
vector: ψ = {Dmin, Amin, Lmin},where Dmin in the min-
imum activity duration,Amin is the minimum perceived ag-
itation, and Lmin is the minimum perceived localisation.
Such a subset thus contains periods of footage representing
a certain perceived minimum level of activity.
We use Receiver Operator Characteristic (ROC) curves
to quantify the evaluation [16]. ROC curves are an statisti-
cal analysis tool used to measure the effectiveness of a new
parameterised classification test. Elements from a given
data set are first pre-classified using a known “correct” test:
the new test is then run over the data set, and the two clas-
sifications compared. Elements correctly classified as posi-
tive by the new test are “true positive”, and those correctly
classified as negative are “true negative”. This is repeated
for different values of the new test’s variable parameter: the
resulting curved graph of sensitivity (true positives) against
1-specificity (true negatives) indicates the effectiveness of
the test, and pinpoints an optimal parameter setting for the
test. For our ROC curves, the parameter set ψ defines a
subset of “ground-truth” positive events: other indexed pe-
riods of activity which are not selected by the parameter set
represent negative events. The system has 2 configurable
operational parameters, θs and γs, so we need to generate
separate ROC curves against each. We use different ground
truth sets of activities to evaluate these hypotheses.
To generate an individual ROC curve we first decide
which parameter to vary, and select an appropriate fixed
value for the other. We then specify a set of ground truth
positive events from our indexed data. For example, for one
set of curves we varied θs, took γs = 10 seconds, and used a
ground truth set defined by ψ = {16s,medium,medium}.
Each ground truth event is compared with the system alert
activation and deactivation times. If at least one alert tempo-
rally overlaps with a positive event, a “true positive” event
is recorded, otherwise a “false negative” is recorded. If any
alert overlaps with a negative event, a “false positive” is
recorded, otherwise a “true negative” is recorded.
We used several ground truth subsets for the evaluation.
For each, we used ranges of values for the fixed parame-
ter, generating sets of related ROC curves: the ground truth
parameter sets, ψ, and corresponding varied parameter are
summarised in table 1. Table 2 shows the fixed value para-
meters used for θs and γs.
3.1 Evaluation Results
Figure 2 (a) and (b) shows two example ROC curves. These
curves are typical, and demonstrate the ability of the system
to differentiate between different perceived levels of activ-
ity. As an example, we can estimate from 2 (a) that using
Ground Truth Parameter Set Varied Parameter
ψ = {40s, low, low} γs
ψ = {40s,medium,medium} γs
ψ = {16s,medium,medium} γs
ψ = {16s,medium,medium} θs
ψ = {6s,medium,medium} θs
ψ = {1s,medium,medium} θs
Table 1: Ground truth parameter sets used for evaluation
Varied Fixed Parameter Values
θs θs(%) = 7, 5, 3, 2, 1.5, 1.0, 0.7, 0.5, 0.2, 0
γs γs(s) = 0, 1, 5, 10, 15, 20, 30, 40, 60, 120, 180
Table 2: Fixed values for operational parameters used in
evaluation
the data set {16s,medium,medium}, with a fixed value
of γs = 5s, the optimal value of θs is between 2 and 3%
resulting in a sensitivity and specificity of about 0.8. How-
ever, it was noted that the system performed less well in
some circumstances. Where we used a low fixed value of
γs (eg 1 second) the system was typically unable to differ-
entiate between different positive and negative ground truth
events. This seems only to reflect the inappropriately large
difference between γs and the minimum duration used to
define ground truth positive events, resulting in the inability
to discriminate by duration of activity. An example of such
a curve is shown in figure 2(c).
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Figure 2: Example ROC curves (a) ψ = 16s, medium,
medium, γs = 5s (b) ψ = 40s, medium, medium, θs = 0.5%
(c) a low fixed value of γs = 1s is used. (d) Low intensity
activity in the ground truth.
We encountered a more significant problem using the
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ψ = {40s, low, low} data set. An example is shown in
figure 2(d). In this case the system was unable to success-
fully discriminate between longer and shorter periods of
low-level activity. This is because periods of low-intensity
activity which are perceived to be continuous are processed
by the system as a series of short activities. There are points
in any such period where activity briefly stops, or falls to a
very low level, causing the activity to be “broken-up” by the
system. The result is that the system is unable to differenti-
ate between what is perceived by the user as a series of short
activities, and what is perceived as a longer continuous pe-
riod: there is a lower-level of granularity in perception and
indexing than in processing. It should also be noted that
although activities are indexed as isolated events, temporal
proximity to other activities may effect the system response.
This is not accounted for in the indexation scheme.
4. The FPGA Implementation
The FPGA implementation of the low-level processing was
developed using Handel-C [2] and its functional behaviour
has been tested using the DK3 design suite and Xilinx ISE
7.1i place and Route (PAR) tool. The platform is composed
of Xilinx’s Virtex II XC2v6000 FPGA, 4 banks (36-bit ad-
dressable) of external SRAM totaling 32MByte packaged
on the RC300 [2], and operating at a clock speed of 25MHz.
Video stream is input to the board using a consumer DV
camcorder (720×576 PAL), and a VGA image of the fore-
ground pixel mask is output from the board for testing pur-
poses.
Starting with the prototype PC based implementation
(written in C) we have re-engineered the processing to take
advantage of the parallelisation and pipelining capabilities
of the platform. We have optimised for speed, and achieved
a throughput of one complete pixel process per clock cy-
cle. By doing this we have also saved memory resources as
we do not need to buffer output from the camera: we can
process pixel values from the camera as quickly as they are
received. The overall structure of the processing is shown
in figure 3. Each RGB pixel value from the camera passes
through a conversion stage to produce a 32-bit greyscale
value. Simultaneously, the camera output address the corre-
sponding statistical data in SRAM. The pixel value and sta-
tistics are simultaneously at the pipelined pixel processing
unit. During processing, the new pixel statistics are writ-
ten back to SRAM, and a 1-bit value corresponding to the
background state of the pixel is output for morphological
operations. The final result is output to a VGA monitor
for testing purposes. Images are captured and processed in
standard PAL (720×576) format. The VGA output resolu-
tion is 640×480, and images are cropped to this size dur-
ing the morphological processing stage. In the rest of this
section we describe the main features of memory structure,
pipelined pixel processing, and parallel processing in more
detail. We conclude with an performance comparison be-
tween the FPGA and PC implementations.
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Figure 3: System overview
4.1 Memory Useage
Memory resources have been identified as a performance
constraint by other researchers [5]. In particular, the use of
external memory is a limiting factor on clock rate [3]. We
encountered the same problem with our system, in that the
memory requirements of our algorithm exceed that avail-
able as BlockRAM: we were therefore forced to utilise the
4 available banks of external SRAM to store the statistics (µ
and σ2) for each pixel. These banks are single port, so that
a bank may be either read or written on each clock cycle. To
optimise processing speed we double buffer the statistics by
organising the 4 banks into 2 pairs of switchable banks. On
any particular clock cycle, one pair holds the current read
values, and the other is used to store the new values for the
next frame. The banks are switched each frame by a mem-
ory controller.
The actual storage requirement for all values of µ and
σ2 is considerably less than the two 8 MByte blocks of
SRAM used, as shown in table 3. Although this structure
is wasteful in terms of storage resource useage, it enables
us to achieve a much higher throughput. The memory space
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Memory Block(s) Available Used
(MBytes) (MBytes)
RAM 1 and 3 (µ) 8 1.17
RAM 2 and 4 (σ2) 8 1.17
Table 3: SRAM memory useage
Stage Operations
1 Compute ((x− µ) in equation 1.
Compute µnew in equation 2.
2 Compute ((x− µ)2 in equation 1.
Compute kσ2 in equation 1.
3 Apply equation 1 using results from stage
2 and write result to BlockRAM.
Apply equation 3, or reset σ2 accordingly.
4 Cap σ2 to maximum or minimum value.
Table 4: Pixel Processing Pipeline
required for morphological operations (erode and dilate) is
only 1 bit per pixel, and we able to store the 3 buffers re-
quired for this in BlockRAM.
4.2 Pipelined Pixel Processing
The foreground mask and statistical update given by equa-
tions 1, 2, and 3 is executed by a four stage pixel processing
pipeline. Table 4 summarises the operations at each stage.
The current values of µ and σ2 and the new pixel value (x)
are input into the pipeline. On completion of stage four, the
new values of µ and σ2 are written to the appropriate lo-
cation in SRAM. This pipeline enables us to concurrently
process four pixels in four stages, resulting in a 1 pixel-per-
cycle throughput.
4.3 Morphology
In order to achieve an optimal pixel-per-cycle throughput,
we have modified the original PC algorithm slightly for
FPGA implementation. Originally noise removal was ex-
ecuted by erode and dilate operations prior to updating the
pixel statistics. However, we have re-designed this stage
to run concurrently with the pixel pipeline. The result of
applying equation 1 in stage 3 of the pipeline is stored in
a 307200 bit buffer in BlockRAM. Erosion is applied to
this buffer, the results being stored in a second buffer of
the same size. Dilation is applied to the second buffer, the
results being stored in a third. The third buffer is used as
Resource Total Used Percentage
Flip Flops 1,821 out of 67,584 2%
4 input LUTs 3,286 out of 67,584 4%
Block RAMs 57 out of 144 39%
bonded IOBs 346 out of 824 41%
GCLKs 4 out of 16 25%
DCMs 1 out of 12 8%
Occupied Slices 2,567 out of 33,792 7%
Table 5: FPGA resource utilization
output to a VGA monitor for testing. The result of opera-
tional structure is that the throughput is maximised at the
expense of a slightly altered functionality: the result of the
morphology is not used to select the update equations 2,
and 3. Consequently the statistical model is more sensitive
to image noise, although the perceived difference in opera-
tion from the PC version is negligible under normal noise
levels.
4.4 Parallel Processing
We exploit the parallel processing architecture available on
FPGA to run the different processing stages concurrently.
This is emphasised by the logical processing block arrange-
ment in 3. Pixel values from the camera are converted
through the “RGB to Grayscale” converter, output from
which is passed direcly into the “32 bit fixed point con-
verter”. These two processors run in parallel, with a one cy-
cle latency. Memory addressing and fetching from SRAM
occurs simultaneously such that the corresponding pixel
value and statistics are available simultaneously at stage 1
of the pixel processor. Morphological operations are also
conducted in parallel with the pixel processor, such that the
latency of the entire processing from pixel capture to com-
pletion of pixel processing is 8 cycles, with a further 14
cycles until the VGA display is updated.
4.5 Resource Useage and Performance
We have already reported the use of external SRAM re-
sources in table 3. Overall FPGA resource use is described
in table 5, using device xcv6000, package ff1152 and speed
garde -4.
To test speed performance we compared the FPGA im-
plementation with the original corresponding code in the
PC prototype. The PC code was developed using Borland
C++ Builder 6, and compiled using the ’Release’ compile
options for maximum speed. We measured the time taken to
execute the low-level processing functions on PC and found
an average time of around 40ms (25Hz). Coincidentally,
this corresponds to the capture rate of the camera, so that
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our PC implementation is just capable of real-time perfor-
mance.
The FPGA system is synchronized directly to the input
camera, and therefore operates at a fixed rate of 25Hz. How-
ever, performance analysis indicates that much higher exe-
cution speeds are achieveable. Currently, it takes 8 clock
cycles to process a pixel from capture until the morphol-
ogy stage, and a further 14 clock cycles to output to the
VGA display. Since our processing is optimally pipelined
we process 1 pixel per clock cycle, which at a clock speed
of 25MHz corresponds to a total time of 16.6ms (60Hz). In
addition, analysis by the PAR tool indicates that the process-
ing would be capable of running at a high clock speed, given
appropriate external memory units. Hence our FPGA sys-
tem is capable of achieving a significant improvement over
our PC version.
5. Summary and Conclusions
We have presented an overall design for our infant monitor-
ing system, and described our processing algorithms. We
have used a significant data set and statistical analysis to
shown these algorithms to be effective in differentiating be-
tween perceived levels of infant.
We have also implemented the low-level image process-
ing functions on an FPGA as the basis for development of
the smart camera component of our system. The features of
this platform have enabled us to make various application-
specific processing optimisations which have improved the
computational performance of our system. Specifically, we
have utilised a 4-stage pixel processing pipeline which al-
lows us to increase data throughput and minimise storage of
frame data. Comparing this platform to a contemporary PC
platform has shown around a 2.5× speed improvement.
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